Back to VLSI
Beginner
Vending Machine Controller (FSM in Verilog)
Classic finite state machine design exercise implemented and simulated
A digital vending machine controller modeled as a finite state machine, handling coin input, product selection and change return logic, implemented in Verilog.
What's included
- Complete FSM design with state diagram
- Coin/product/change logic implemented
- Test bench covering all input scenarios
- Simulation waveform analysis
- Report suitable for digital design coursework
Tech stack
Verilog HDLModelSimXilinx Vivado
More in VLSI
Low Power ALU Design using CMOS
Power-optimized Arithmetic Logic Unit implemented and simulated at gate level
Verilog HDLXilinx VivadoModelSimCMOS Design
Intermediate
8-bit RISC Processor Design
Custom instruction-set RISC CPU core designed and simulated in Verilog
Verilog HDLXilinx VivadoModelSim
Advanced
FPGA-Based Traffic Light Controller
Finite state machine controller for a traffic signal, implemented on FPGA
Verilog HDLFPGA (Basys/Nexys)Xilinx Vivado
Beginner