Back to VLSI
Intermediate
UART Communication Module Design
Serial UART transmitter/receiver core designed and verified in Verilog
Design and verification of a UART (Universal Asynchronous Receiver/Transmitter) module supporting configurable baud rates, for serial data communication between digital systems.
What's included
- Configurable baud rate transmitter and receiver
- Parity and framing error detection
- Test bench simulating full-duplex communication
- FPGA implementation guide
- Report with timing diagrams
Tech stack
Verilog HDLModelSimFPGA
More in VLSI
Low Power ALU Design using CMOS
Power-optimized Arithmetic Logic Unit implemented and simulated at gate level
Verilog HDLXilinx VivadoModelSimCMOS Design
Intermediate
8-bit RISC Processor Design
Custom instruction-set RISC CPU core designed and simulated in Verilog
Verilog HDLXilinx VivadoModelSim
Advanced
FPGA-Based Traffic Light Controller
Finite state machine controller for a traffic signal, implemented on FPGA
Verilog HDLFPGA (Basys/Nexys)Xilinx Vivado
Beginner